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Abstract—The erase characteristics and mechanism of metal–
Al2O3–nitride–oxide–silicon (MANOS) devices are extensively
studied. We use transient analysis to transform the erase curve
(VFB−time) into a J–E curve (J = transient current, E = field
in the tunnel oxide) in order to understand the underlying physics.
The measured erase current of MANOS is three orders of magni-
tude higher than that can be theoretically provided by substrate
hole current. In addition, the erase current is very sensitive to
the Al2O3 processing condition—also inconsistent with substrate
hole injection model. Thus, we propose that MANOS erase occurs
through an electron detrapping mechanism. We have further car-
ried out a refill test and its results support the detrapping model.
Our results suggest that the interfacial layer between Al2O3 and
nitride is a key process that dominates the erase mechanism of
MANOS.
Index Terms—Al2O3 blocking layer, metal–Al2O3–
nitride–oxide–silicon (MANOS), metal–oxide–nitride–oxide–
semiconductor (MONOS), refill test, transient analysis.
I. INTRODUCTION
R ECENTLY, a nitride-trapping device is forecasted as asolution for Flash memory beyond 40-nm node [1] be-
cause it is immune to the floating-gate interference problem.
Nitride-trapping devices are also free from the erratic behaviors
in floating-gate devices since charges are discretely trapped
and are thus not vulnerable to local defects in the tunnel
oxide. Moreover, the nitride-trapping devices can be fabricated
in a planar structure, whereas floating-gate devices must use
complicated geometry to adjust the gate-coupling ratio.
The earliest studied nitride-trapping devices are metal–
nitride–oxide–semiconductor (MNOS) and silicon–oxide–
nitride–oxide–semiconductor (SONOS) devices [2]. However,
MNOS does not have a blocking oxide to prevent gate back
leakage. For SONOS device, the tunnel oxide must be thinner
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than 3 nm; otherwise, the Fowler–Nordheim (FN) erase speed
becomes very slow [3]. When thin (2–3 nm) tunnel oxide is
used to allow hole direct tunneling for erase operation, the
device shows poor data retention since hole direct tunneling
does not stop even at low field. Thus, both devices have poor
data retention and new innovative devices are required.
Recently, two new SONOS/MONOS devices are reported.
Bandgap engineered SONOS [4] replaces the tunnel oxide with
a multilayer bandgap engineered oxide–nitride–oxide tunneling
barrier. At high electric field during −FN erase, the band offset
reduces the hole equivalent oxide thickness (EOT) to very thin,
< 2 nm, allowing fast hole-tunneling erase. During low field
retention, there is no band offset and both electron detrapping
and substrate hole tunneling are prohibited.
TaN–Al2O3–nitride–oxide–silicon (TANOS) [5] uses a high-
k Al2O3 top dielectric and a relatively thick tunnel oxide
(> 3 nm) than SONOS to preserve the charge retention.
Fast erase speed as well as good charge retention has been
reported [5].
However, it has been calculated that a thick tunnel oxide
(> 3 nm) prohibits efficient substrate hole-tunneling erase
[4] because oxide has a large hole barrier height (∼4.5 eV).
Besides, high-k top dielectric does not increase the bottom
electric field because the bottom electric field is determined by
VG/EOT, and EOT of TANOS is not significantly reduced com-
pared with SONOS. Therefore, the reported fast erase speed
for TANOS cannot be explained by simple FN hole-tunneling
mechanism. In this letter, we fabricate a metal–Al2O3–
nitride–oxide–silicon (MANOS) structure to study the erase
mechanism. Several new characterization methods are intro-
duced and a model is proposed to explain the erase mechanism.
II. EXPERIMENTAL DESCRIPTION
The MANOS capacitors are fabricated by growing a thick
thermal tunnel oxide (4.5 nm) on a p-type substrate, followed
by a 7-nm low-pressure chemical vapor deposition nitride depo-
sition. Next, a 16-nm Al2O3 blocking dielectric is deposited by
atomic layer deposition with postdeposition annealing, ranging
from 800 ◦C to 950 ◦C in N2 ambiance for 60 s. Instead of
the TaN gate used in TANOS, platinum (Pt) is used as the
metal gate to further reduce the gate-injected electrons during
−FN, since Pt has a very high work function (> 5 eV). For
comparison, a MONOS device with the same bottom oxide
and nitride but with a top blocking oxide is also fabricated.
An Agilent 4284 precision LCR meter is used to measure the
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capacitance–voltage (C–V ) and flatband voltage VFB during
program/erase.
III. TRANSIENT ANALYSIS TO STUDY THE
ERASE CURRENT
In order to study the erase mechanism more accurately, we
employ the transient analysis method [6] to extract the erase
current. Transient analysis can transform the erase transient
(VFB−time) curve into a J–E curve, where J is the transient
erase current and E is the instantaneous bottom (tunnel) oxide
electric field. The formulation is briefly described as follows,
following the derivation in [6]:
E =
|VG − VFB|
EOT (1)
J =
ε0εAl
TAl
dVFB
dt
. (2)
Equation (1) is valid even for distributed vertical charges lo-
cated inside nitride. Equation (2) assumes that electrons are
trapped at the interface between Al2O3 and nitride. If elec-
trons are trapped at the bottom interface of nitride and tunnel
oxide, then
J =
(
TAl
ε0εAl
+
TN
ε0εN
)−1
dVFB
dt
(3)
where TAl and TN are the thickness of the Al2O3 and the
nitride, respectively. Equations (2) and (3) are only parallel
shifts with less than 1.5 times difference, which is a relatively
small deviation in the log-scale J plots. Therefore, we use (2)
to extract the transient erase current for simplicity.
Transient analysis is a very useful tool because it expresses
the erase characteristics in physical parameters (J and E), thus
the erase behavior of different samples can be easily compared.
Therefore, J–E plots for samples with different EOT and erase
voltage can be directly and fairly compared using this method.
IV. RESULTS AND DISCUSSION
Fig. 1(a) compares the erase transient for MANOS and
MONOS. Although these samples have similar EOT (16.3 and
17.4 nm, respectively), the erase speed of MANOS is sig-
nificantly faster than MONOS. In Fig. 1(b), transient analy-
sis is conducted to transform Fig. 1(a) into J–E plot.
For comparison, we also plot the theoretical (calculated by
Wentzel–Kramer–Brillouin (WKB) approximation method) FN
current with various barrier heights. Fig. 1(b) clearly shows
that the erase current of MANOS is more than three orders
of magnitude higher than the theoretical FN hole current with
4.5-eV barrier height. This discrepancy implies that the erase
mechanism cannot be explained by substrate FN hole tunneling.
Note that the erase current of MONOS is also higher than
FN hole current. This is because the erase mechanism of
MONOS comes from the electron detrapping from nitride [3]
and is unrelated to FN hole tunneling. From Fig. 1(b), we
may conclude that the erase mechanisms for both MONOS and
MANOS are unrelated to substrate hole FN tunneling.
Fig. 1. (a) Erase curves of MONOS and MANOS devices. The tunnel oxide
and the nitride-trapping layers are 4.5 and 7 nm, respectively. The SiO2
blocking layer for the MONOS device is 9 nm and the Al2O3 blocking layer for
the MANOS device is 16 nm. (b) J–EBOX curves transformed from the erase
curves with various erase biases shown in (a) by the transient analysis method.
Three lines derived from WKB approximation FN simulation with various ΦB
are also shown in (b).
Fig. 2. TEM cross-sectional views of ANO dielectric with various annealing
temperatures. The samples are taken after the postannealing but before Pt
deposition. (a) 800 ◦C, k = 7.58; (b) 850 ◦C, k = 7.48; (c) 900 ◦C, k = 7.53;
and (d) 950 ◦C, k = 7.95.
Since substrate hole tunneling cannot explain the erase
mechanism of MANOS, the only other possible mechanism
is the electron detrapping from MANOS. The erase current
for MANOS, however, is much higher than MONOS, which
implies that the trap configurations are very different.
Fig. 2 shows the TEM cross-sectional views of MANOS
with various annealing temperatures. A significant interfacial
layer (< 1 nm) between Al2O3 and nitride is observed for
all the samples. Besides, higher annealing temperatures can
induce some crystallization of Al2O3. Fig. 3 further compares
the erase speed for these samples; it shows that the erase speed
is enhanced by higher annealing temperatures. However, the
k-value of Al2O3 is not significantly increased (from 7.58 to
7.95). Fig. 3(b) shows the J–E plots transformed by the
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Fig. 3. (a) Erase curves of the MANOS devices with various postannealing
temperatures for the Al2O3 blocking layer. (b) J–EBOX plot transformed from
the erase curves by transient analysis.
Fig. 4. Erase curves with different refill conditions. The erase voltages are
(a) −14 V and (b) −16 V, respectively.
transient analysis. The erase current is indeed enhanced at
higher annealing temperature. Since transient analysis already
counts in the k-value, the faster erase speed is not due to the
k-value change. These results strongly suggest that the erase
mechanism of MANOS comes from electron detrapping rather
than substrate hole current, and the detrapping speed depends
on the Al2O3 material property.
In order to further prove that the erase mechanism comes
from electron detrapping, a refill test [3] is conducted. Refill
is carried out by first programming the device to photovoltaic
(PV) (4 V), then partially erase and then reprogram the device
back to PV, and partially erase again. By repeating this refill
process, the shallowly trapped electrons are gradually replaced
with deeper trapped electrons. For SONOS with a thick tunnel
oxide, the refill process results in slower erase speed because
shallow traps are reduced after refill sequence (spectrum blue
shift) [3]. Fig. 4 illustrates the refill behavior of MANOS;
clearly, the erase speed is reduced after the refill sequence.
If erase is by substrate hole tunneling, the erase speed should
stay constant because hole tunneling is not affected by the
electron trap energy. Fig. 4 also indicates that the difference
with and without refill widens at lower erase bias. This is
consistent with the electron detrapping model, since shallowly
trapped electrons can easily detrap in lower field, the removal
of these electrons by refill has the most benefit.
A simple question arises: where is the electron trap in
MANOS? Previous analysis [7] indicates that the bulk electron
trap in nitride is much smaller in number, compared with
the interfacial traps. This suggests that the interfacial layer
between Al2O3 and nitride probably plays a key role in the
erase mechanism. This is also consistent with the results that
different Al2O3 processes show significant erase speed varia-
tion. In addition, we found that the retention of MANOS is
worse than that of MONOS (not shown here). These results
further suggest that MANOS may have shallower electron traps
than MONOS.
V. SUMMARY
The erase mechanism of a MANOS device is critically exam-
ined. Using transient analysis, the erase current of MANOS is
extracted and it is much higher than the theoretically calculated
FN hole current. In addition, the erase current is sensitive to
the process for the Al2O3 top dielectric. This also cannot be
explained by substrate FN hole erase. Based on these results, we
postulate that the erase mechanism of MANOS comes from the
electron detrapping. A refill test further supports the detrapping
model. Our results suggest that the interfacial layer between
Al2O3 and nitride may be a key contributor to the erase of
MANOS.
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